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Binary phase shift keying is a common modulation method for
transmitting binary data because of its superior noise performance.
A proposed alternative to the common BPSK receiver is use of three
parallel post-detection circuits and majority decision logic to reduce
errors, improving the overall performance of the BPSK system. The
noise performance of each of two parallel circuits was measured and
compared. The first circuit is a conventional BPSK receiver using an
integrate and dump circuit. The second circuit incorporates a limiter
after the demodulator and prior to the integrate and dump circuit. The
conventional circuit is found to provide the same error probability at
a 0.2 dB smaller signal to noise ratio. The probability density function
of the voltage at various nodes in the post-detection circuits are
measured and included in the report along with curves of probability of
error versus SNR for the two post-detection circuits.
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Binary phase shift keying (BPSK) is a common signaling method for
transmission of binary data because of its superior noise performance.
A typical BPSK signal is shown in Fig. 1-1, where T equals the bit
period. (Although Fig. 1-1 depicts the data synchronized with the
zero crossings of the carrier, the actual phase of the carrier when
the reversal occurs changes from bit to bit) . The performance of BPSK









Fig. 1-1. Typical BPSK Waveform,
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derived and is expressed in terms of probability of error (PE) for a
given E /N . E is the bit energy for one bit period, and N is the
magnitude of the spectral density function of the noise. A typical
BPSK performance curve is presented in Fig. 1-2 [Ref. 1: p. 159].
Probability of error for a digital communication system is a ratio of the
number of bits received in error to the total number of bits received.
Since it is impossible to measure bit energy within the receiver
circuit, E /N is expressed as a signal to noise (SNR) ratio, where S
is the average signal power measured at the input to the demodulator
and N is the average noise power. The typical BPSK performance curve
models noise as a random variable with a Gaussian distribution. As
such, the bandpass noise experiences random frequency and amplitude
variations with time. It is these time variations of frequency and
amplitude which this research investigates with the intent to improve
the overall performance of the BPSK system.
B. OBJECTIVE
The objective of this thesis is to investigate a means of
decreasing the probability of error for a given SNR in a BPSK system.
Two parallel post-detection receiver circuits are implemented in an





The first stage of the experiment is constructing the transmitter
which is composed of a data source and a modulator. Next, a noise
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the receiver is composed of a bandpass filter and a demodulator. The
signal after demodulation enters an integrate and dump circuit. In
this paper we refer to this typical system as the (L) non-limiter
circuit. In this research, a second channel, (L) , similar to the
first, except that an RC filter and a hard limiter precede the
integrate and dump, is built and tested. Each receiver circuit had its
own error detector circuit and digital counter. Once the entire
system is working, the number of errors is measured for various SNR and
probability of error is calculated. Probability density functions of
the integrate and dump and sample and hold outputs verify the correct
operation of the circuit.
D. SUMMARY OF RESULTS
The results of the experiment obtain and compare data of the
typical BPSK system (Fig. 1-2) as obtained mathematically, d(t), with
the two experimental data sets: d (t) from the L circuit and d (t)
from the L circuit. The results show that:
1. The PE versus SNR curve for d (t) is about 3 to 4 dB better than
d(t), as expected due to the bandwidth of the bandpass filter.
2. The PE versus SNR curve for d (t) is_ about 0.2 dB better than that
for d (t) for all SNR ratios. The L circuit performs slightly
better than the L circuit for all values of SNR.
3. The errors can be classified into three categories: a) limiter
unique errors, b) non-limiter unique errors, and c) common errors.
The limiter errors occur most often for a given SNR, followed by
the common error, and then the non-limiter error. For small
values of SNR, it was found that 50% of the errors made are
common errors (an error made by both the L and L circuit on the
same bit) , where the other half of the errors made by either L
circuit or L circuit.
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E. CONTENTS OF THE REPORT
The experimental system as constructed is presented, along with
photographs of the actual waveforms at different points in the circuit,
in Chapter II. The L and L circuits are presented in this chapter.
Chapter III indicates the performance of the L and L circuits when noise
is added to the system. Next, the results of the experiment are
presented in Chapter IV, with an analysis of the L unique, L unique, and
common errors, and of the performance curves. Finally, conclusions are
presented in Chapter V along with specific recommendations for future
work on this research area.
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II. THE EXPERIMENTAL SYSTEM
A. GENERAL
The experimental system is composed of the transmitter, channel,
receiver, error detector, and timing subsystems as shown in Fig. 2-1.
A BPSK signal s(t) is transmitted through the channel where noise n(t)
is added. The BPSK signal plus noise time waveform y(t) is demodulated
in the receiver and the data d(t) is recovered. The error detection
circuit then counts the received bits which are in error. The timing
system synchronizes the receiver, transmitter, and error detector.


















The transmitter is composed of a data source and modulator to
produce a BPSK output (see Fig. 2-2) . The data source uses a feedback
shift register (FSR) to generate a repeating m-sequence for a random
binary data source. The data d(t) is converted from unipolar TTL
levels to a bipolar signal, c(t). The data then modulates a










Fig. 2-2. The Transmitter Subsystem.
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a. Data Source
A seven stage feedback shift register generates a repeating
m-sequence of length 2 - 1 = 127 bits per period as shown in Fig. 2-3a.
It is constructed with D flip flops wired serially with feedback from
taps 1 and 7 applied to an XOR gate. A 1 kHz clock drives the FSR. A
circuit which applies a 1 to the FSR if the all-zero condition occurs
is constructed. The all-one detect circuit provides a trigger pulse for



















Fig. 2-3. Data Source Block Diagram (a) and Waveforms (b)
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b. Modulator
The data d(t), at a rate of 1 kbps, is converted from TTL
levels (0 to +5 volts) to bipolar levels with an LM311 comparator as
seen in Fig. 2-4a. Fig. 2-4b shows the input bipolar data c(t) and
the unipolar data d(t). The bipolar output, c(t) is multiplied by a
sinusoid with frequency of 50 kHz to generate the BPSK output, s(t)
3
where s(t) = +Acos(2 • 7T-50 • 10 )t. Fig. 2-5a illustrates the BPSK
waveform on a 1 to transition. Fig. 2-5b shows the constant amplitude


































Fig. 2-5b. BPSK Waveform Showing the Constant Amplitude Envelope,
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2. Channel
The effect of the channel (signal attenuation to the level of
system noise) is created by adding noise n(t) to the transmitted signal
s(t). An op-amp summing circuit is used as shown in Fig. 2-6.











Fig. 2-6. Channel Representation (a) and Waveforms (b)
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3. Receiver
The signal plus noise voltage is applied to a bandpass filter
in the receiver. The bandpass filter characteristic simulates the
intermediate frequency amplifier in a typical superheterodyne receiver.
The rest of the receiver consists of a demodulator and two post-
detection circuits as shown in Fig. 2-7. A conventional post-detection
circuit is called L in this report and has output d (t). A second
circuit called L incorporates a hard limiter and has an output d (t).
The objective of this research is to obtain and compare d (t) with d(t),


























Fig. 2-7. Phase Detector Block Diagram.
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The receiver portion of Fig. 2-7 is realized as follows: the
receiver consists of two channels; L and L. The L channel represents
a typical BPSK system. After demodulation, the signal plus noise
voltage goes through a matched filter implemented by an integrate and
dump circuit. The integrator is sampled at the end of each bit
interval and the samples undergo a sign test in the decision device.
If the sample is positive a binary "1" is decided, and if the sample is
negative a binary "0" is decided. This estimate of the original data
from the L circuit is called d (t)
.
The second channel takes the demodulator output into an RC filter
and a hard limiter prior to the integrate and dump. The RC filter
recovers the DC component of the random voltage. Next, the hard
limiter takes the DC output of the RC filter and either goes positive
or negative to some designated level depending if the input signal is
above or below the zero volt threshold. The L integrate and dump then
reveals how often the waveform stays above or below the zero volt
threshold. The L circuit determines how often the voltage is above or
below the threshold. This is opposed to the L circuit which determines
if the overall voltage in the bit interval is positive or negative,
then using this information to decide. The experiment obtains and
compares d (t) with d(t), d (t) with d(t), and d (t) with d (t).
a. Bandpass Filter
A Generalized Immittance Converter (GIC) configuration is
chosen for the design of a bandpass filter with center frequency 50 kHz.
This active filter shown in Fig. 2-8a has two operational amplifiers
24
and seven adjustable impedances which control the center frequency
and bandwidth. The filter bandwidth is set to 2.94 kHz. The filter
affects the amplitude of the signal plus noise as shown in Fig. 2-8b
and also delays the waveform. The transfer function magnitude
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The demodulator is a coherent phase detector. A
preamplifier (LM301) boosts the signal plus noise level after filtering,
The sinusoid from the local oscillator is delayed for coherent
demodulation to compensate for the delay caused by the bandpass filter.
The output of the analog voltage multiplier is applied to both
post-detection circuits, L and L. The demodulator with waveforms














Fig. 2-10. Demodulator Block Diagram (a) and Waveforms (b)
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c. Non-Limiter (L) Circuit
A block diagram and waveforms of the non-limiter (L)
circuit are shown in Fig. 2-11. The output of the demodulator enters
the integrate and dump circuit where the signal plus noise voltage is
integrated over the bit period. At the end of the bit period the
integrator output is first sampled, then dumped. A comparator serves
as the decision device and is set at the "zero" volt threshold. If the
sample is positive, the comparator decides a "one" (plus five volts);
if the sample is negative, a "zero" (zero volts) is decided. The
output of the comparator is the recovered data, d (t) . The performance
of the detector circuit is dependent on the accuracy of the timing
system, which provides the sample pulse and dump pulse.
d. Limiter (L) Circuit
The limiter (L) circuit is presented in Fig. 2-12. The
circuit is identical to the L detector, except an RC filter and a hard
limiter precedes the integrate and dump. The RC filter eliminates the
double frequency component of the demodulator output, leaving a lowpass
waveform. The hard limiter characteristic is shown in Fig. 2-13. A
positive voltage causes the limiter output to be a constant positive
voltage. A negative voltage causes the limiter output to be a constant
negative value. The integrate and dump, sample and hold, comparator,
and timing system operate in the same manner as in the L detector.
Notice that Fig. 2-12, part c, is the same as part f because there is
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Fig. 2-13. Hard Limiter Input-Output Characteristic.
4. Error Detector
Estimates of the transmitted data, d (t) and d (t), are
compared to the original data, d(t) bit by bit using the circuit of
Fig. 2-14. This circuit compares the original and the recovered data
by strobing these data at the middle of the bit interval. An error
pulse is generated if the bits differ during the strobe pulse. With no
noise, the original and recovered data are the same and no error pulses
occur. The error pulses are conditioned by a Schmitt trigger to give a
clean threshold level needed by the counters. Each of the L and L
circuits has such an error detection circuit. Total bit count is
obtained by counting the clock pulses from the timing system. This
total bit count circuit is similar to the error detector circuit which
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One system clock, set a 1 kHz, provides timing for the following
circuits illustrated in Fig. 2-15:
1. FSR - determines data rate of 1 kHz.
2. Integrate and dump - provides dump pulse.
3. Sample and hold - provides sample pulse.
4. Delay flip flop - synchronizes d(t), d (t) , d (t) by providing
a delay of one bit period.
5. Error detector - strobes d(t) and d (t) , d(t) and d (t) at the
middle of each bit interval to reveal errors. Common errors are
detected in this same circuit.
6. Counter circuit - provides a total bit count during each
experimental run directly from the clock waveform.
Timing diagrams for the experimental system is shown in Fig. 2-16.
Observe that the sample pulse occurs in the last 10 microseconds
of the bit period. The high to low transition of the sample pulse
triggers the dump pulse which is also of length 10 microseconds.
Therefore only a total of 20 microseconds is not used for integration
during the 1,000 microsecond (1 millisecond) bit interval. The strobe
pulse is used to compare the original and recovered data streams at the
middle of each bit interval.
C. THE EXPERIMENTAL PROCEDURE
Several sets of data were taken to ensure the proper operation of
the circuit. The method to collect data is:
1. Set the noise generator to and record the signal level in rms
volts as measured by a true rms voltmeter connected across the























































* pulse width=10 usee
Fig. 2-16. Subsystem Timing Waveforms
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2. Increase the noise level and record the signal plus noise level in
rms volts at the input to the demodulator.
3. Enable the gate which controls the data flow to the counters. The
counters are wired to stop when the total bits transmitted is 2*-°
= 65,536 bits.
4. Record the number of errors on the L circuit, the L circuit, and the
number of common errors directly from the digital counters.
5. Reset the counters, increase the noise level, and repeat steps 2
through 4 for a new value of SNR.
36
III. THE EXPERIMENTAL SYSTEM CHARACTERISTICS WITH NOISE
A. GENERAL
After the signal (BPSK) plus noise is bandpass filtered, it is
applied to an analog voltage multiplier (AVM) for coherent demodulation
as shown in Fig. 3-la. The double frequency term (cos 100kHz) , a + DC
level*, and noise are all part of the output. This same output is now















Fig. 3-1. Demodulator Block Diagram (a) and Waveform with Noise (b)
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B. THE L CIRCUIT WITH NOISE
The integrator recovers the signal from the noise. Fig. 3-2a shows
the effect of noise on the demodulated signal at a high SNR. Fig. 3-2b
illustrates a demodulator output where the signal is indistinguishable












Fig. 3-2. AVM Output and L Integrator Output When Noise Is Present
38
C. THE LIMITER (L) WITH NOISE
Figs. 3-3a, b show how noise affects the limiter circuit. The
limiter goes to +4.5 volts when the RC filter output crosses zero volt












Fig. 3-3. Waveforms of Limiter and RC Filter Outputs (a) and Limiter
and L Integrator Output (b) When Noise Is Present.
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D. ERROR ORIGIN
Knowing the behavior of the L and L post-detection circuits, we can
speculate on conditions which cause errors in each. The ideal waveform
is shown as Fig. 3-4a for a "1". With a little noise added, a likely
waveform is shown as Fig. 3-4b. Both L and L circuits detect the
bit correctly in this case. In Fig. 3-4c, the net area (positive
plus negative area) of the voltage over the bit duration is less than
zero. Therefore, the integrator output at the end of the bit interval
is less than zero and an error occurs. However, the same voltage
waveform is above the zero threshold longer than it is below the zero
threshold causing the limiter integrator output to be greater than zero
at the end of the bit duration, and no error occurs. Fig. 3-4d is the
inverse of that situation, where the duration detector circuit, L,
makes the error, but L is correct. Finally, Fig. 3-4e shows the













Error on L c.
Error on L d.
Error on L and L e.
^^\
.
For all t < t < t
For all t < t < t
/ v(t)-dt <
voltage > longer
than < in (t , t )
^ voltage < longer
than > in (t , t^)
time J v(t )-d(t) <
1
voltage < longer
than > in (t , t )
Fig. 3-4. Examples of Voltages Which Do Not (a), (b) , and Do (c)
,




The experimental results are taken methodically for a range of
signal-to-noise (SNR) ratios. The actual experimental data for one of
the data runs is presented in Table I. Table II contains data from
larger sample sizes in order to confirm the low probability of error on
the curves (10 range). As explained in Chapter II, Section C, the
number of L, L, and common errors are measured as the noise power is
varied. This data is the basis for the performance, correlation, and
error type curves presented in this chapter.
B. SYSTEM PERFORMANCE
The performance of the two detectors is measured in terms of the
probability of error versus SNR. A data point is calculated as follows:
1. Calculation of SNR
a. Let V =rms voltage of the signal




b. Then (V ) /R = S where R is the resistive component of the
impedance across the true rms voltmeter.
2
c. And (V ) /R = signal plus noise (S+N)
d. (S+N) - S = Noise (N)
e. SNR (dB) = 10 (log S/N)
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a. PE(L) = (number of bits in error on L detector) /(number of
total bits received)
b. PE(L) = (number of bits in error on L detector) /(total number
of bits received)
A plot of the performance of the L detector, the L detector, and
the ideal BPSK detector versus SNR is shown in Fig. 4-la, b with the
data points listed in Table III. The L detector appears to perform
better than the L detector for each SNR by approximately 0.2 dB.
Notice that both the L and L curves are three to four decibels better
than the typical BPSK PE curve. This is becuase the SNR at the output
of the matched filter (integrate and dump) normally expressed as E /N
is twice the SNR at the input to the modulator (E./N = (SNR) XXT •bo IN
(BW/f) = (SNR)
IN
• 2) [Ref. 1: p. 158].
C. CORRELATION
In this experiment, correlation is defined as the number of bits in
error which are common to both the L and L detectors divided by the
average number of errors made by the L and L detectors. For example:
Let N = number of errors for L detector
Nj- = number of errors for L detector
Li
N = number of errors in common
Then correlation C = N /((N + N=-)/2)
L» Li Li
The error and correlation data is presented in Table IV. A plot
of correlation versus SNR (in dB) in Fig. 4-2 shows a somewhat linear
change in correlation with SNR. As may be expected at a low SNR the





Fig. 4-la. Probability of Error vs SNR for L and L Circuits, Ideal
BPSK, and Predicted Experimental Results Based on





















































0.0 1.0 2.0 3.0 4.0
SNR (dB)
5.0 e.o
Fig. 4-lb. Probability of Error vs SNR for L and L Circuits (expanded)
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TABLE III
PE v SNR DATA POINTS
SNR(dB) L PE L PE TOTAL BITS
TRANSMITTED
0.14 .0139 .0176 65536
0.32 .0105 .0140 65536
0.32 .0106 .0139 65536
0.51 .00784 .00982 65536
0.63 .00772 .0104 65536
0.66 .00476 .0111 4620000
0.67 .00435 .00745 7920000
0.99 .00491 .00601 65536
1.37 .00306 .00416 65536
1.54 .00213 .00270 65536
1.87 .00126 .00202 65536
2.08 .00119 .00157 65536
2.24 .000503 .000702 65536
2.44 .000595 .00763 65536
2.72 .000335 .000457 65536
2.83 .00012 .001 8100000
2.99 .000213 .000503 65536
3.07 .000213 .000289 65536
3.25 .0000445 .0000896 3480000
3.42 .0000278 .0000596 3990000
3.46 .000091 .00015 65636
3.71 .0000457 .0000915 65536
3.93 .00000705 .0000479 38116000
4.15 .0000152 .0000457 65535
4.56 .00000555 .0000201 1440000
4.71 .00000404 .00000681 3960000
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Fig. 4-2 Correlation vs SNR (dB)
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the same bit more often and the correlation is approximately 0.6. At
higher SNR ratios the errors are less correlated, that is the L and L
detectors will less frequently make an error on the same bit.
D. ERROR TYPES
A description of the three types of errors was presented in
Section D of Chapter III. There are three types of errors. One type
of error is unique to the L detector. A second type of error occurs
only on the L detector, while the third type is an error made in common
by the two detectors. The specific data of error types, SNR, and
correlation is presented in Table IV. A diagram illustrating the
classification of errors into these sets is presented in Fig. 4-3.
The overlap region, N
r
, is the set of errors in common to the L and L
circuits, where the random voltage for that "1" bit spends more time
below the threshold than above it, while the integrator output at the
sample time is negative rather than positive. A plot of the number of
common errors versus SNR is shown in Fig. 4-4. The L circuit unique
errors are illustrated as set E in the Venn diagram (Fig. 4-3) and
plotted in Fig. 4-5 as a function of SNR. The limiter circuit unique
errors, are shown as set D and plotted versus SNR is Fig. 4-6.
Fig. 4-7 compares these three error types on the same graph. It
establishes that these three error types occur with different
probabilities. The L error occurs the most often over each SNR.
The L unique error occurs the least often and the common error occurs
in the range somewhere between the other two errors.
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N = NUMBER of ERRORS MADE by BOTH L and L CIRCUITS
C
on the SAME BIT
N = NUMBER of ERRORS from L CIRCUIT
L






NUMBER of ERRORS MADE by L CIRCUIT and
NOT by L CIRCUIT
E = N - NrL c
NUMBER of ERRORS MADE by L CIRCUIT and
NOT by L CIRCUIT
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Fig. 4-7. Limiter Unique, Non-Limiter Unique, and Common Errors vs SNR(dB)
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E. VERIFICATION OF THE DATA
The experimental results are verified by several techniques.
First, five data sets in general agreement were taken. Second, the
circuitry after the integrate and dump (the sample and hold, error
detection, and counter circuitry) were switched between the L and L
circuits. Similar error counts were obtained before and after the
switch for the same SNR ratio. This technique verified that the
circuitry for both channels after the integrate and dump was working
correctly. A third method for verifying the data which also gives
insight into the results is to take probability density functions
(PDF) . A Spectral Dynamics 360 Digital Signal Processor is used to
produce Figs. 4-8 through 4-14. Fig. 4-8a and b shows the output
of the L integrator without noise and with noise added for a random
binary data input. Fig. 4-8a shows a uniform distribution of the
of the L integrater without noise and with noise added for a random
binary data input. Fig. 4-8a shows a uniform distribution of the
integrator except for a small peak around volts. When noise is added
the distribution takes on a Gaussian shape (b) . Figs. 4-8c and 4-8d
show a somewhat different distribution for the limiter circuit. Fig.
4-8c shows two uniform levels for the L circuit without noise. This
second level reflects the transition time of the RC filter output
between positive and negative levels. Fig. 4-8d shows smoothing of
the distribution when noise is added. The symmetry and uniformity in
these two distributions is an indication that these two circuits are
working properly. Figs. 4-9 and 4-10 show the PDFs of the sample and





-4.2 +4.4 v r -4.2
A p(v)
Fig. 4-8. a. PDF of L Integrator Output without Noise.
b. PDF of L Integrator Output when SNR =1.15 dB
,
c. PDF of L Integrator Output without Noise.
d. PDF of L Integrator Output when SNR =1.15 dB,
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Fig. 4-9. a. PDF of L Sample and Hold Output without Noise.





PDF of L Sample and Hold Output without Noise.
PDF If L Sample and Hold Output when SNR =1.15 dB,
60
a. P(v) b. p(v)
I
0+0.6 v> V
Fig. 4-11. a. PDF of RC Filter Output on L Circuit without Noise
with All l's Data,
b. PDF of RC Filter Output on L Circuit when SNR = 1.15 dB




Fig. 4-12. a. PDF of Limiter Output when SNR = 1.15 dB with All l's
Data,







PDF of L Integrator Output without Noise with All l's
Data.
PDF of L Integrator Output when SNR = 1.15 dB with All
l's Data.
PDF of L Integrator Output without Noise with All l's
Data.
PDF of L Integrator Output when SNR = 1.15 dB with All
l's Data.
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samples are transmitted with no noise and are at +A or -A volts (no
errors) . The two spikes at each level occur because of the differing
integrator outputs between consecutive l's (or O's) and a 0-1 (1-0)
transition. Fig. 4-9b shows two Gaussian-like distributions, again
symmetric about the volt threshold. Fig. 4-10a, b shows the PDFs of
the L sample and hold output for random binary data. Note the somewhat
linear decrease in the distribution instead of the rounded Gaussian PDF
seen in Fig. 4-9b. In Fig. 4-lla, the output of RC filter is a
constant positive DC voltage when there is no noise and all l's data.
When noise is added, the output is Gaussian with a positive DC mean
value, shown in Fig. 4-1 lb. Notice how the noise increases the width
of the distribution which is directly related to the noise power added
to the signal. The PDFs of the limiter output with all l's data are
shown in Fig. 4-12. When noise is added, the limiter PDF shows two
spikes indicating the positive and negative levels of the limiter. The
continuous region indicates the switching time between the two levels
(Fig. 4-12a) . Without noise the limiter remains at a constant 4.6v
volts (Fig. 4-12b) for all l's input. Fig. 4-13 presents the PDFs of
the L and L integrator with all l's data. Observe that the L
integrator has more area to the right of volts (d) than does the L
integrator (b) indicating a larger probability of error. Without noise
(Figs. 4-13a, d) , uniform distributions between a negative voltage and
volts occur as expected. The PDFs of the sample and hold outputs for
all l's data are shown in Fig. 4-14. In Fig. 4-14b the samples are
Gaussian distributed about some mean value which has shifted to a more










a. PDF of L Sample and Hold Output without Noise with All l's
Data.
b. PDF of L Sample and Hold Output when SNR = 1.15 dB with
All l's Data.
c. PDF of L Sample and Hold Output without Noise with All l's
Data.
d. PDF of L Sample and Hold Output when SNR - 1.15 dB with
All l's Data.
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are errors. In Fig. 4-14d, the number of samples in the L circuit
display a steady decrease from -4.6 volts across the zero volt threshold
into the positive volt range. The L circuit has a greater area to the
right of the zero volt threshold than the L circuit at SNR = 1.15 dB.
This is confirmed by the experimental data in Fig. 1-1 (BPSK PE
versus SNR) . All these results (probability density functions and
experimental techniques) verify that the data taken during the
experiment is valid.
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V. CONCLUSIONS AND RECOMMENDATIONS
A. CONCLUSIONS
A conclusion that can be drawn from the data is that the L circuit
performs approximately 0.2 dB better than the L circuit over all SNR
ratios. This result is consistent for each run of the experiment
and provides some insight into how each type of error is made in a
BPSK system. However, better low pass filtering to reduce the high
frequency noise before limiting may change the performance curves.
B. RECOMMENDATIONS
More information is needed to improve the decision made on each
bit. The present decision process is as follows:
1. If the error is common between the L and L circuits then the bit
is accepted as an error.
2. If the error is an L unique error and not an L unique error, or
vice versa, there is no way to know if a 1 or a is sent for a
random binary input. Therefore a decision for the L circuit
guarantees the least amount of errors according to the
mathematically derived BPSK PE curves. It is obvious that
without more information, the correlation data between the L
and the L circuitry cannot be utilized in the decision process.
The addition of a third detection circuit to the L and L circuits
allows a majority logic decision device to be implemented. This voting
technique decides a 1 if two or more of the three circuits decided a 1,
Fig. 5-1 illustrates the seven error regions for this concept. A
majority logic diagram and truth table are presented in Fig. 5-2.
Experimentation will determine the performance of this system.
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L UNIQUE, L UNIQUE, and THIRD CIRCUIT UNIQUE ERRORS
Fig. 5-1. Error Regions for Three BPSK Receivers
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No specific design for the third circuit is obvious. The signal
plus noise voltage can be described in terms of amplitude, phase, and
frequency. These three parameters are known for the signal and are
random variable for noise. Coherent demodulation uses the known
phase and frequency of the signal to align the local oscillator.
Perhaps a third detection technique can be designed by demodulating with
the local oscillator offset in phase from the signal phase. This
provides results different from that of the L and L circuitry allowing
for further correlation and classification of error types. The effect

























3rd circuit unique error
L circuit unique error**
L and 3rd common error
L circuit unique error
L and 3rd common error
L arid L common error
L, L, and 3rd common error
** Note: A 1 may be decided in this case (and not use majority logic),
because it may prove that when only the L circuit is in error, it will
be the best decision. This concept can only be verified through
experiment
.
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